

Project Name :PF4PN2F

Platform : AMD Picasso

1.	INDEX	42	NV-1V8/PEX_VDD/FBVDDQ
2.	SYSTEM BLOCK DIAGRAM	43	NVDD
3.	APU_GPF/PCIE/SATA	44	HISTORY
4.	APU_LPDDR4		
5.	APU_eDP/DP/SV12/JTAG		
6.	APU_ACZ/MISC/I2C/GPIO		
7.	APU_CLK/LPC/SPI		
8.	APU_USB2/USB3/CAM		
9.	APU_VCORE		
10.	APU_GND		
11.	DDR4 SODIMM_A		
12.	RESERVED		
13.	eDP Pannel/CAMERA		
14.	USB3.1/TYPE-C		
15.	M.2_SSD		
16.	M.2_WLAN		
17.	HDMI		
18.	PWR_DB/Audio_DB CONN		
19.	USB HUB		
20.	LAN(RTL8111G-CG)		
21.	AUDIO(ALC269Q)/SPK		
22.	TPM		
23.	EC(IT8528E)/BIOS/KB CONN		
24.	LID/KBBL/FAN/DEBUG/FP/SD2		
25.	POWER MAP		
26.	POWER SEQUENCE		
27.	DC IN/BAT_IN		
28.	CHARGER(BQ24781)		
29.	POWER +5VA/+3.3VA/+3.3VA_EC		
30.	POWER_0.9VA/+1.8VA		
31.	POWER +1.2VS/2.5VS/VT		
32.	+5V/+3.3V/+1.8V/+0.9V		
33.	APU_CORE_POWER		
34.	Other/SCREW		
35.	NV-PCIE		
36.	FRAME BUFFER		
37.	DECOUPLING CAP		
38.	NV-XTAL/STRAP/ROM/IPFAB		
39.	NV-GPIO/I2C/JTAG		
40.	VRAM1-FRAME BUFFER		
41.	VRAM2-FRAME BUFFER		

M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note

Daughter Board Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note





MA\_DM[0:7] >>MA\_DM[0:7] 11  
MA\_MA[0:13] >>MA\_MA[0:13] 11  
MA\_MD[0:63] <<<MA\_MD[0:63] 11  
MA\_DQS[0:7] <<<MA\_DQS[0:7] 11  
MA\_DQS#[0:7] <<<MA\_DQS#[0:7] 11

MEMORY A

MA\_MA0 AF25  
MA\_MA1 AE23  
MA\_MA2 AD27  
MA\_MA3 AE21  
MA\_MA4 AC24  
MA\_MA5 AC26  
MA\_MA6 AD21  
MA\_MA7 AC27  
MA\_MA8 AD22  
MA\_MA9 AC21  
MA\_MA10 AF22  
MA\_MA11 AA24  
MA\_MA12 AC23  
MA\_MA13 AJ26  
MA\_WE# <<< AG27  
MA\_CAS# <<< AG23  
MA\_RAS# <<< AG26  
MA\_BA0 <<< AF21  
MA\_BA1 <<< AF27  
MA\_BG0 <<< AA21  
MA\_BG1 <<< AA27  
MA\_ACT# <<< AA22  
MA\_DM0 F21  
MA\_DM1 G27  
MA\_DM2 N24  
MA\_DM3 N23  
MA\_DM4 AL24  
MA\_DM5 AW25  
MA\_DM6 AW25  
MA\_DM7 AT21  
MA\_DQS0 F22  
MA\_DQS#0 G22  
MA\_DQS1 H27  
MA\_DQS#1 H26  
MA\_DQS2 N27  
MA\_DQS#2 F26  
MA\_DQS3 N21  
MA\_DQS#3 P21  
MA\_DQS4 AM26  
MA\_DQS#4 AM27  
MA\_DQS5 AN24  
MA\_DQS#5 AN25  
MA\_DQS6 AU23  
MA\_DQS#6 AT23  
MA\_DQS7 AV20  
MA\_DQS#7 AW20  
V24  
V23  
V22  
AD25  
AD24  
AE26  
AE27  
AG21  
AJ27  
Y23  
Y26  
AG24  
AJ22  
AA25  
AE24  
Y24

MA\_ADD0/RSVD  
MA\_ADD1/RSVD  
MA\_ADD2/MAB\_CA5  
MA\_ADD3/RSVD  
MA\_ADD4/RSVD  
MA\_DATA4/MAB\_CA0  
MA\_ADD6/MAA\_CA2  
MA\_ADD7/MAA\_CA4  
MA\_ADD8/MAA\_CA3  
MA\_ADD9/MAA\_CA1  
MA\_ADD10/RSVD  
MA\_ADD11/RSVD  
MA\_ADD12/RSVD  
MA\_ADD13/BANK2/MAB\_CA0  
MA\_WE\_L\_ADD14/MAB\_CA2  
MA\_CAS\_L\_ADD15/MAB\_CA1  
MA\_RAS\_L\_ADD16/MAB\_CA3  
MA\_BANK0/MAB\_CA4  
MA\_BANK1/RSVD  
MA\_BG0/MAA\_CA5  
MA\_BG1/RSVD  
MA\_ACT\_L/RSVD  
MA\_DM0/MAA\_DM1  
MA\_DM1/MAA\_DM0  
MA\_DM2/MAA\_DM2  
MA\_DM3/MAA\_DM3  
MA\_DM4/MAB\_DM2  
MA\_DM5/MAB\_DM3  
MA\_DM6/MAB\_DM1  
MA\_DM7/MAB\_DM0  
RSVD\_36  
MA\_DQS\_H0/MAA\_DQS\_H1  
MA\_DQS\_L0/MAA\_DQS\_L1  
MA\_DQS\_H1/MAA\_DQS\_H0  
MA\_DQS\_L1/MAA\_DQS\_L0  
MA\_DQS\_H2/MAA\_DQS\_H2  
MA\_DQS\_L2/MAA\_DQS\_L2  
MA\_DQS\_H3/MAA\_DQS\_H3  
MA\_DQS\_L3/MAA\_DQS\_L3  
MA\_DQS\_H4/MAB\_DQS\_H2  
MA\_DQS\_L4/MAB\_DQS\_L2  
MA\_DQS\_H5/MAB\_DQS\_H3  
MA\_DQS\_L5/MAB\_DQS\_L3  
MA\_DQS\_H6/MAB\_DQS\_H1  
MA\_DQS\_L6/MAB\_DQS\_L1  
MA\_DQS\_H7/MAB\_DQS\_H0  
MA\_DQS\_L7/MAB\_DQS\_L0  
RSVD\_41  
RSVD\_40  
MA\_CLK\_H0/MAA\_CKT  
MA\_CLK\_L0/MAA\_CK  
MA\_CLK\_H1/MAB\_CKT  
MA\_CLK\_L1/MAB\_CK  
MA\_CS\_L0/MAB\_CS1  
MA\_CS\_L1/MAB\_CS0  
MA\_CKE0/MAA\_CKE0  
MA\_CKE1/MAA\_CKE1  
MA\_ODT0/RSVD  
MA\_ODT1/RSVD  
MA\_ALERT\_L/MA\_TEST  
MA\_EVENT\_L  
MA\_RESET\_L

MA\_DATA0/MAA\_DATA8  
MA\_DATA1/MAA\_DATA9  
MA\_DATA2/MAA\_DATA13  
MA\_DATA3/MAA\_DATA12  
MA\_DATA4/MAA\_DATA11  
MA\_DATA5/MAA\_DATA10  
MA\_DATA6/MAA\_DATA15  
MA\_DATA7/MAA\_DATA14  
MA\_DATA8/MAA\_DATA7  
MA\_DATA9/MAA\_DATA1  
MA\_DATA10/MAA\_DATA5  
MA\_DATA11/MAA\_DATA4  
MA\_DATA12/MAA\_DATA0  
MA\_DATA13/MAA\_DATA6  
MA\_DATA14/MAA\_DATA2  
MA\_DATA15/MAA\_DATA3  
MA\_DATA16/MAA\_DATA17  
MA\_DATA17/MAA\_DATA16  
MA\_DATA18/MAA\_DATA23  
MA\_DATA19/MAA\_DATA20  
MA\_DATA20/MAA\_DATA19  
MA\_DATA21/MAA\_DATA18  
MA\_DATA22/MAA\_DATA21  
MA\_DATA23/MAA\_DATA22  
MA\_DATA24/MAA\_DATA30  
MA\_DATA25/MAA\_DATA31  
MA\_DATA26/MAA\_DATA26  
MA\_DATA27/MAA\_DATA27  
MA\_DATA28/MAA\_DATA28  
MA\_DATA29/MAA\_DATA29  
MA\_DATA30/MAA\_DATA24  
MA\_DATA31/MAA\_DATA25  
MA\_DATA32/MAB\_DATA16  
MA\_DATA33/MAB\_DATA17  
MA\_DATA34/MAB\_DATA22  
MA\_DATA35/MAB\_DATA20  
MA\_DATA36/MAB\_DATA19  
MA\_DATA37/MAB\_DATA18  
MA\_DATA38/MAB\_DATA23  
MA\_DATA39/MAB\_DATA21  
MA\_DATA40/MAB\_DATA30  
MA\_DATA41/MAB\_DATA31  
MA\_DATA42/MAB\_DATA26  
MA\_DATA43/MAB\_DATA27  
MA\_DATA44/MAB\_DATA28  
MA\_DATA45/MAB\_DATA29  
MA\_DATA46/MAB\_DATA24  
MA\_DATA47/MAB\_DATA25  
MA\_DATA48/MAB\_DATA11  
MA\_DATA49/MAB\_DATA10  
MA\_DATA50/MAB\_DATA14  
MA\_DATA51/MAB\_DATA15  
MA\_DATA52/MAB\_DATA12  
MA\_DATA53/MAB\_DATA13  
MA\_DATA54/MAB\_DATA9  
MA\_DATA55/MAB\_DATA8  
MA\_DATA56/MAB\_DATA6  
MA\_DATA57/MAB\_DATA7  
MA\_DATA58/MAB\_DATA2  
MA\_DATA59/MAB\_DATA3  
MA\_DATA60/MAB\_DATA4  
MA\_DATA61/MAB\_DATA5  
MA\_DATA62/MAB\_DATA1  
MA\_DATA63/MAB\_DATA0  
J21  
H21  
F23  
G23  
H20  
G20  
F20  
J22  
J23  
G25  
F26  
L24  
L26  
L23  
F25  
K25  
K27  
M25  
M27  
P27  
P24  
L27  
M24  
P24  
P25  
M22  
N21  
T22  
V21  
L21  
M20  
R23  
T21  
AL27  
AL25  
AP26  
AR27  
AK26  
AK24  
AM24  
AP27  
AM23  
AM21  
AR25  
AU27  
AL22  
AL21  
AP24  
BA22  
N21  
N20  
AC31  
AD30  
AD29  
AD31  
AE30  
AE32  
AF29  
AF31  
AJ31  
AJ29  
AJ28  
AM29  
U29  
T30  
V32  
U31  
AL31  
AM32  
AL29  
AM30  
W30  
AG29  
T31

FP5 REV 1.11  
PART 1 OF 13  
FP5

MA\_PAROUT/RSVD

MA\_PAR 11

MEMORY B

MB\_ADD0/RSVD  
MB\_ADD1/RSVD  
MB\_ADD2/MBB\_CA5  
MB\_ADD3/RSVD  
MB\_ADD4/RSVD  
MB\_ADD5/MBA\_CA0  
MB\_ADD6/MBA\_CA2  
MB\_ADD7/MBA\_CA4  
MB\_ADD8/MBA\_CA3  
MB\_ADD9/MBA\_CA1  
MB\_ADD10/RSVD  
MB\_ADD11/RSVD  
MB\_ADD12/RSVD  
MB\_ADD13/BANK2/MBB\_CA0  
MB\_WE\_L\_ADD14/MBB\_CA2  
MB\_CAS\_L\_ADD15/MBB\_CA1  
MB\_RAS\_L\_ADD16/MBB\_CA3  
MB\_BANK0/MBB\_CA4  
MB\_BANK1/RSVD  
MB\_BG0/MBA\_CA5  
MB\_BG1/RSVD  
MB\_ACT\_L/RSVD  
MB\_DM0/MBA\_DM1  
MB\_DM1/MBA\_DM0  
MB\_DM2/MBA\_DM2  
MB\_DM3/MBA\_DM3  
MB\_DM4/MBB\_DM2  
MB\_DM5/MBB\_DM3  
MB\_DM6/MBB\_DM1  
MB\_DM7/MBB\_DM0  
RSVD\_21  
MB\_DQS\_H0/MBA\_DQS\_H1  
MB\_DQS\_L0/MBA\_DQS\_L1  
MB\_DQS\_H1/MBA\_DQS\_H0  
MB\_DQS\_L1/MBA\_DQS\_L0  
MB\_DQS\_H2/MBA\_DQS\_H2  
MB\_DQS\_L2/MBA\_DQS\_L2  
MB\_DQS\_H3/MBA\_DQS\_H3  
MB\_DQS\_L3/MBA\_DQS\_L3  
MB\_DQS\_H4/MBB\_DQS\_H2  
MB\_DQS\_L4/MBB\_DQS\_L2  
MB\_DQS\_H5/MBB\_DQS\_H3  
MB\_DQS\_L5/MBB\_DQS\_L3  
MB\_DQS\_H6/MBB\_DQS\_H1  
MB\_DQS\_L6/MBB\_DQS\_L1  
MB\_DQS\_H7/MBB\_DQS\_H0  
MB\_DQS\_L7/MBB\_DQS\_L0  
RSVD\_20  
RSVD\_18  
MB\_CLK\_H0/MBA\_CKT  
MB\_CLK\_L0/MBA\_CK  
MB\_CLK\_H1/MBB\_CKT  
MB\_CLK\_L1/MBB\_CK  
RSVD/MBA\_CS1  
RSVD/MBA\_CS0  
RSVD/MBB\_CKE0  
RSVD/MBB\_CKE1  
MB0\_CS\_L0/MBB\_CS1  
MB0\_CS\_L1/MBB\_CS0  
RSVD\_89  
RSVD\_90  
MB0\_CKE0/MBA\_CKE0  
MB0\_CKE1/MBA\_CKE1  
RSVD/MBA\_CS0  
RSVD/MBA\_CS1  
MB0\_ODT0/RSVD  
MB0\_ODT1/RSVD  
RSVD/MAB\_CKE0  
RSVD/MAB\_CKE1  
MB\_ALERT\_L/MB\_TEST  
MB\_EVENT\_L  
MB\_RESET\_L

MB\_DATA0/MBA\_DATA8  
MB\_DATA1/MBA\_DATA9  
MB\_DATA2/MBA\_DATA13  
MB\_DATA3/MBA\_DATA12  
MB\_DATA4/MBA\_DATA11  
MB\_DATA5/MBA\_DATA10  
MB\_DATA6/MBA\_DATA15  
MB\_DATA7/MBA\_DATA14  
MB\_DATA8/MBA\_DATA0  
MB\_DATA9/MBA\_DATA1  
MB\_DATA10/MBA\_DATA5  
MB\_DATA11/MBA\_DATA4  
MB\_DATA12/MBA\_DATA0  
MB\_DATA13/MBA\_DATA6  
MB\_DATA14/MBA\_DATA2  
MB\_DATA15/MBA\_DATA3  
MB\_DATA16/MBA\_DATA17  
MB\_DATA17/MBA\_DATA16  
MB\_DATA18/MBA\_DATA23  
MB\_DATA19/MBA\_DATA20  
MB\_DATA20/MBA\_DATA19  
MB\_DATA21/MBA\_DATA18  
MB\_DATA22/MBA\_DATA21  
MB\_DATA23/MBA\_DATA22  
MB\_DATA24/MBA\_DATA30  
MB\_DATA25/MBA\_DATA31  
MB\_DATA26/MBA\_DATA26  
MB\_DATA27/MBA\_DATA27  
MB\_DATA28/MBA\_DATA28  
MB\_DATA29/MBA\_DATA29  
MB\_DATA30/MBA\_DATA24  
MB\_DATA31/MBA\_DATA25  
MB\_DATA32/MBB\_DATA16  
MB\_DATA33/MBB\_DATA17  
MB\_DATA34/MBB\_DATA22  
MB\_DATA35/MBB\_DATA20  
MB\_DATA36/MBB\_DATA19  
MB\_DATA37/MBB\_DATA18  
MB\_DATA38/MBB\_DATA23  
MB\_DATA39/MBB\_DATA21  
MB\_DATA40/MBB\_DATA30  
MB\_DATA41/MBB\_DATA31  
MB\_DATA42/MBB\_DATA26  
MB\_DATA43/MBB\_DATA27  
MB\_DATA44/MBB\_DATA28  
MB\_DATA45/MBB\_DATA29  
MB\_DATA46/MBB\_DATA24  
MB\_DATA47/MBB\_DATA25  
MB\_DATA48/MBB\_DATA11  
MB\_DATA49/MBB\_DATA10  
MB\_DATA50/MBB\_DATA15  
MB\_DATA51/MBB\_DATA14  
MB\_DATA52/MBB\_DATA13  
MB\_DATA53/MBB\_DATA13  
MB\_DATA54/MBB\_DATA9  
MB\_DATA55/MBB\_DATA8  
MB\_DATA56/MBB\_DATA6  
MB\_DATA57/MBB\_DATA7  
MB\_DATA58/MBB\_DATA2  
MB\_DATA59/MBB\_DATA3  
MB\_DATA60/MBB\_DATA4  
MB\_DATA61/MBB\_DATA5  
MB\_DATA62/MBB\_DATA1  
MB\_DATA63/MBB\_DATA0  
RSVD\_17  
RSVD\_19  
RSVD\_26  
RSVD\_29  
RSVD\_16  
RSVD\_15  
RSVD\_25  
RSVD\_24  
RSVD\_17  
RSVD\_19  
RSVD\_26  
RSVD\_29  
RSVD\_16  
RSVD\_15  
RSVD\_25  
RSVD\_24

FP5 REV 1.11  
PART 1 OF 13  
FP5

MB\_PAROUT/RSVD

同方国际信息技术有限公司

APU\_LPDDR4


PF4PN2F


Rev 1.0

Date: Tuesday, August 27, 2019 Sheet 4 of 44










Switch by resistor





**VDDCR**  
Under the ADU

**VDDCR**      22uF\*16      22uF\*12  
180PF\*1      change to      180PF\*1


+APU VDDCORE



<b>VDDIO_MEM_S3</b>	22uF*9 1uF*2 180pF*1	change to	22uF*5 2.2uF*1 180pF*1
---------------------	----------------------------	-----------	------------------------------

<b>VDDIO_MEM_S3</b>	22uF*9 1uF*2 180PF*1	change to	22uF*5 2.2uF*1 180PF*1
---------------------	----------------------------	-----------	------------------------------


+1.2V/S DDR



## VDDCR SOC


VDDCR SOC

ORDER THE AFO

**VDDP**


**VDDP** 1uF\*4 2.2uF\*

+0.9V




## VDDP S5

VDDP S5




## VDD 18

VDD 18



## VDD 18 S5


VDD 18 S5



**VDD 33**

VDD 33


+3.3V



## VDDIO AUDIO

VDDIO AUDIO

+1.8VA



**VDD 33 S5**

**VDD 33 S5** 


544




## 1 POWER

## 1 POWER

3



FP5 REV 1.1  
PART F OF 12  
FP5
















 同方国际信息技术有限公司		
Title		
RESERVED		
Size	Document Number	Rev
Custom	PF4PN2F	1.0
Date:	Tuesday, August 27, 2019	Sheet 12 of 44




8 USB2\_CCD\_DP  
8 USB2\_CCD\_DN




USB3.0 CONN.




USB3.0 TYPE-C




Redriver



Close to connector





Redriver






Strapping Table		
SW_X	DE_X	Descriptions
0	0	-1.5dB
0	1	0dB
1	0	+1.5dB
1	1	+3dB


## SSD2



WLAN CONN











HDMI 2.0 Max =18Gbps, 4K resolution at 60HZ


HDMI R2.0 670MHz NV Supported  
HDMI R1.4 340MHz Intel Supported



## HDMI CONN




## Close to connector




同方国际信息技术有限公司

Tribe	HDMI	
Size	Document Number	Rev
Custom	PF4PN2F	1.0
Date:	Tuesday, August 27, 2019	Sheet 17 of 44


## POWER SW




POWER DB CONN.



**Audio&LAN DB CONN.**





**Redriver**





### Strapping Table






SW_X	DE_X	Descriptions
0	0	-1.5dB
0	1	0dB
1	0	+1.5dB
1	1	+3dB








# CODEC ALC269Q





同方国际信息技术有限公司

Title

TPM

Size

Custom

Document Number

PF4PN2F

Rev

1.0

Date:

Tuesday, August 27, 2019

Sheet

22

of

44






[illegible][illegible][illegible]

Figure 10 shows the schematic diagram of the CAPS LOCK LED driver. The circuit is powered by a 5V supply. A 10k resistor is connected between the 5V supply and the input of the first 74VHC04 hex inverter. The input of the first inverter is also connected to the CAPS LOCK signal. The output of the first inverter is connected to the input of the second 74VHC04 hex inverter. The output of the second inverter is connected to the LED. The LED is connected to the 5V supply. The schematic is labeled with component values and pin numbers.



No.	Keyboard_IQ	Description	R1	R2	MEMO
1	(3.3V)				
2	(2.8V)		56K-104	0-04	
3	(2.6V)		36K-104	1.26K-104	
4	(2.4V)		26.7K-104	0-04	
5			15.4K-104	0-04	
6	(2.0V)		12K-104	0-04	
7	(1.65V)				
8	(1.2V)		5.62K-104	100-104	
9	(0.8V)		3.24K-104	0-04	
10	(0.4V)		1.33K-104	75-104	
11	(0.0V)		0-04		




LID Switch CONN




UART debug port




KB Back-Light CONN




LPC debug port




FAN CONTROLLER CONN




FINGER PRINTER CONN



Micro SD2 CONN








## GPU Power sequence






# POWER ON SEQUENCE

# +DC\_IN

EMB20NP3V  
ID=-13A TC=100 deg  
Ipulse=-72A  
Avalanche=-10A  
9watt 1ms  
15Watt 0.1ms

BD-HCB2012KF-120  
Rated Current 6A





## Battery Current Detect

RCH1 //RCH2 =7.5mohm

BAT_I	ICHG (0.0862V/1A)
2.0192V	4A
1.8468V	2A
1.7606V	1A
1.6744V	0A
1.5882V	-1A
1.5020V	-2A
1.3296V	-4A
1.1572V	-6A
0.9848V	-8A
0.8124V	-10A


RCH1 //RCH2 =15mohm

BAT_I	ICHG (0.1724V/1A)
2.3640V	4A
2.0192V	2A
1.8468V	1A
1.6744V	0A
1.5020V	-1A
1.3296V	-2A
0.9848V	-4A
0.6400V	-6A
0.2952V	-8A
0.1228V	-9A




## Battery Voltage Detect

BAT_Voltage	BAT_V
17.6V	2.2V
16.8V	2.1V
13.2V	1.65V
12.6V	1.575V
9.0V	1.125V




同方国际信息技术有限公司

Tribe	DC IN/BAT_IN	Rev	1.0
Size	Document Number		
Custom	PF4PN2F		
Date:	Tuesday, August 27, 2019	Sheet	27 of 44







**+0.9VA**




**+1.8VA**





**+1.2VS\_DDR/+2.5VS/+0.6V\_VTT**



+5V





+3.3V



+0.9V

+1.8V




同方国际信息技术有限公司




Title	+5V/+3.3V/+1.8V/+0.9V		
Size	Document Number	Rev	
Custom	PF4PN2F	1.0	
Date:	Tuesday, August 27, 2019	Sheet	32 of 44







For RF



同方国际信息技术有限公司

Other/SCREW

Size

Column

Date

Document Number

Rev

1.0

Sheet

34


of

44



Tuesday, August 27, 2019

PF4PN2F






## NVVDD





PEX PLLVDD


N17S: NC  
N16S: Mount




## FBVDDQ




**GND**



1V8\_AON/1V8\_MAIN





STRAP	FIN	LOW	HIGH	ROM	SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	STRAP5
N178	HIGH	100K	100K	100K	Optional	Optional	Optional	Optional	NA	NA	NA
N165	LOW	NA	NA	100K	Optional	Optional	Optional	Optional	NA	NA	NA
N165	HIGH	NA	NA	4.99K	Optional	Optional	Optional	Optional	NA	NA	NA
N165	LOW	4.99K	Optional	4.99K	Optional	Optional	Optional	Optional	NA	NA	NA

Strap	Vendor	Part Number	Die	Strap	Strap1	Strap2	Strap3	Strap4	Strap5
888	SamSung	K4080125PC-HC25	C-die	0X3	L	H	H	H	H
888	Micro	M75122580J2HF-10	B-die	0X4	H	L	L	L	L
888	Wynix	R552R642R-52C	A-die	0X5	H	L	H	H	H

LEVEL	Min	Normal	Max
0	1.5	1.8	1.554
1	0.5	0.9	1.3
2	0	0	0.3


Strap5,4,3 LLH

1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE(Select)


1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGNAL(Select)

1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER(Select)



1:VGA\_DEVICE ENABLE(Select)  
0:VGA\_DEVICE DISABLE








Resistor Value	Pull-Up to 3V3_AON	Pull-Down to GND
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.9K	1110	0110
45.9K	1111	0111














## 1V8 AON/1V8 MAIN



## PEX\_VDD



## FBVDDQ MEM



UPI 1666 PSI							
1.8V	2 Phase	CCM mode	N17S G1 :	25W	+ 1.9W		
1.2V	2 Phase	DCM mode	N17S LG :	10W	+ 1.6W		
0.6V	1 Phase	CCM mode	N17S G1 :	NVDD 30A/	60.1A	VRAM: 9.6A /10.3A	1.0V: 0.1A /0.2A
0V	1 Phase	DCM mode	N17S LG :	NVDD 15.4A	/48.3A	VRAM: 7.5A/8.6A	1.0V: 0.1A/0.2A
							1.8V: 0.2A

High side	WSRPG0603A-R22M-AG
Rds(on) TYP:10m MAX:14m	L(0.22uH) / DCR TYP:2.5mohm, MAX:2.75mohm / I-sat(40A) / Irms(23A)
ID@TA=8A	Size(7.6*6.8*3mm)

Low side  
Rds(on) TYP:2.1m MAX:3.8m  
ID@TA=17A

